ADSP-21161N EZ-KIT LITE
Evaluation System Manual
First Edition, September 2001
Part Number 82-000530-01 Analog Devices, Inc.
Digital Signal Processing Division One Technology Way
Norwood, MA 02062-9106 a
Limited Warranty
The EZ-KIT Lite evaluation system is warranted against defects in materials and workmanship for a period of one year from the date of purchase from Analog Devices or from an authorized dealer.
Disclaimer
Analog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use;
nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under the patents rights of Analog Devices, Inc.
Copyright Information
Copyright 2001, Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent from Analog Devices, Inc.
Trademark and Service Mark Notice
EZ-KIT Lite, VisualDSP++, VisualDSP++ logo, TigerSHARC, TigerSHARC logo, CROSSCORE, CROSSCORE logo, Blackfin and the Blackfin logo are all trademarks of Analog Devices Inc. EZ-ICE, SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc. All trademarks and logos are property of their respective holders.
Microsoft and Windows are registered trademarks of Microsoft Corporation.
Adobe and Acrobat are trademarks of Adobe Systems Incorporated.
All other brand and product names are trademarks or service marks of their respective owners.
ADSP-21161N EZ-KIT Lite Evaluation System Manual ii
Regulatory Compliance
The ADSP-21161N EZ-KIT Lite evaluation system has been certified to comply with the essential requirements of the European EMC directive 89/336/EEC (inclusive 93/68/EEC) and therefore carries the “CE” mark.
The ADSP-21161N EZ-KIT Lite evaluation system had been appended to the Technical Construction File referenced ‘DSPTOOLS1’ dated December 21, 1997 and was awarded CE Certification by an appointed European Competent Body as listed below.
Technical Certificate No: Z600ANA1.005
Issued by: Technology International (Europe) Limited 41 Shrivenham Hundred Business Park Shrivenham, Swindon, SN6 8TZ, UK
The EZ-KIT Lite evaluation system contains ESD (electrostatic
discharge) sensitive devices. Electrostatic charges readily
accumulate on the human body and equipment and can
discharge without detection. Permanent damage may occur on
devices subjected to high-energy discharges. Proper ESD
precautions are recommended to avoid performance degradation
or loss of functionality. Store used EZ-KIT Lite boards in the
protective shipping package.
TABLE OF CONTENTS
TABLE OF CONTENTS... iv LIST OF TABLES... vi LIST OF FIGURES ... vi 1 INTRODUCTION... 1-1 1.1 For More Information About Analog Devices Products... 1-2 1.2 For Technical or Customer Support ... 1-3 1.3 Purpose of This Manual ... 1-3 1.4 Intended Audience... 1-3 1.5 Manual Contents ... 1-4 1.6 On-line Help... 1-4 2 GETTING STARTED... 2-1 2.1 Overview ... 2-1 2.2 Contents of your EZ-KIT Lite Package ... 2-1 2.3 PC Configuration... 2-2 2.4 Installation Tasks... 2-2 2.4.1 Install the VisualDSP++ Software... 2-2 2.4.2 Install the VisualDSP++ License... 2-3 2.4.3 Install the EZ-KIT Lite Debug Software... 2-3 2.4.4 Set-up the EZ-KIT Lite Hardware... 2-4 2.4.5 Install the EZ-KIT Lite USB Driver... 2-5 2.4.6 Driver Installation Verification ... 2-15 2.4.7 Starting VisualDSP++ ... 2-16 3 USING THE EZ-KIT LITE ... 3-1 3.1 Overview ... 3-1 3.2 EZ-KIT Lite License Restrictions ... 3-2 3.3 Memory Map... 3-2 3.4 Using the SDRAM Interface ... 3-3 3.5 Using the Flag Pins ... 3-4 3.6 Using the Interrupt Pins... 3-5 3.7 Using the Audio Interface ... 3-5 3.8 Example Programs ... 3-6 3.9 Using the Flash Programmer Utility ... 3-6 4 EZ-KIT LITE HARDWARE REFERENCE ... 4-1 4.1 Overview ... 4-1 4.2 System Architecture ... 4-2 4.2.1 External Port ... 4-3 4.2.2 Host Processor Interface (HPI)... 4-3 4.2.3 SPORT0 and SPORT2 – Audio Interface ... 4-3 4.2.4 SPI - Audio Interface... 4-3 4.2.5 Breadboard Area... 4-4 4.2.6 JTAG Emulation Port ... 4-4 4.3 Jumper Settings ... 4-4 4.3.1 SDRAM Disable (JP1) ... 4-5 4.3.2 SPDIF Selection Jumper (JP2) ... 4-6
ADSP-21161N EZ-KIT Lite Evaluation System Manual iv
4.3.3 MCLK Selection Jumper (JP3)... 4-6
4.3.4 FLAG0 Enable (JP4) ... 4-6
4.3.5 FLAG1 Enable (JP5) ... 4-6
4.3.6 Sample Frequency Jumper (JP6) ... 4-6
4.3.7 ADC2 Input Mode Selection Jumper (JP7 and JP8) ... 4-7
4.3.8 MIC Pre-Amp Gain Selection Jumpers (JP9 and JP10) ... 4-7
4.3.9 ADC1 Input Selector Jumper (JP11) ... 4-7
4.3.10 Processor ID Jumpers (JP19) ... 4-8
4.3.11 Boot Mode Select (JP20)... 4-8
4.3.12 Clock Mode Jumpers (JP21) ... 4-9
4.3.13 BMS Enable (JP22)... 4-10
4.4 LEDs and Push Buttons... 4-10
4.4.1 Reset LEDs (LED1, LED8)... 4-11
4.4.2 FLAG LEDs (LED2 - LED7)... 4-12
4.4.3 VERF LED (LED9)... 4-12
4.4.4 USB Monitor LED (LED10) ... 4-12
4.4.5 Power LED (LED11)... 4-12
4.4.6 Programmable Flag Push Buttons (SW1 – SW4)... 4-13
4.4.7 Interrupt Push Buttons (SW5 – SW7) ... 4-13
4.4.8 Reset Push Button (SW8) ... 4-13
4.5 Connectors... 4-14
4.5.1 USB (P2)... 4-14
4.5.2 Audio (P4 – P8, P17)... 4-14
4.5.3 External port and Host Processor Interface (P9, and P10) ... 4-15
4.5.4 JTAG (P12)... 4-15
4.5.5 Link Ports (P13 and P14) ... 4-15
4.5.6 SPORT1 and SPORT3 (P15)... 4-16
4.5.7 Power Connector (P16) ... 4-16
4.6 Specifications ... 4-16
4.6.1 Power Supply... 4-16
4.6.2 Board Current Measurements... 4-17
APPENDIX A: BILL OF MATERIALS... A
APPENDIX B: SCHEMATIC...E
INDEX ... 1
LIST OF TABLES
Table 1-1: Related DSP Documents ... 1-5 Table 1-2: Related VisualDSP++ Documents ... 1-6 Table 2-1: Minimum PC Configuration... 2-2 Table 3-1: EZ-KIT Lite Evaluation Board Memory Map ... 3-3 Table 3-2: Flag Pin Summary ... 3-4 Table 3-3: Interrupt Pin Summary ... 3-5 Table 4-1: SPDIF Modes ... 4-6 Table 4-2: MCLK Selection... 4-6 Table 4-3: Sample Frequencies... 4-7 Table 4-4: ADC Input Mode... 4-7 Table 4-5: MIC Pre Amp Gain ... 4-7 Table 4-6: Processor ID Modes ... 4-8 Table 4-7: Boot Mode Select Jumper (JP20) Settings ... 4-9 Table 4-8: Clock Mode Selections... 4-9 Table 4-9: FLAG LEDs ... 4-12 Table 4-10: FLAG Switches ... 4-13 Table 4-11: Interrupt Switches... 4-13 Table 4-12: Power Connector ... 4-17 Table 4-13: Current Measurement Resistors ... 4-17
LIST OF FIGURES
Figure 2-1: EZ-KIT Lite Hardware Setup ... 2-5 Figure 2-2: Add New Hardware Wizard Dialog Box ... 2-6 Figure 2-3: Search for the driver... 2-7 Figure 2-4: Search the CD-ROM... 2-7 Figure 2-5: The driver is located... 2-8 Figure 2-6: Search for .sys File Dialog Box ... 2-8 Figure 2-7: Open the .sys File... 2-9 Figure 2-8: Copying Files ... 2-9 Figure 2-9: Finish the Software Installation ... 2-10 Figure 2-10: Found New Hardware Wizard ... 2-11 Figure 2-11: Search for a Suitable Driver... 2-12 Figure 2-12: Locate Driver Files... 2-13 Figure 2-13: Driver File Search Results ... 2-14 Figure 2-14: Completing Driver Installation Dialog Box... 2-15 Figure 2-15: New Session Dialog Box ... 2-16 Figure 3-1 Target Options... 3-4 Figure 4-1: System Architecture... 4-2 Figure 4-2: Jumper Locations ... 4-5 Figure 4-3: Audio Input Jumper Settings... 4-8 Figure 4-4: LEDs and Push Button Locations ... 4-11 Figure 4-5: Connector Locations ... 4-14
ADSP-21161N EZ-KIT Lite Evaluation System Manual vi
1 INTRODUCTION
Thank you for purchasing the ADSP-21161N EZ-KIT Lite evaluation system.
The evaluation board is designed to be used in conjunction with the VisualDSP++ development environment to test the capabilities of the ADSP- 21161N floating-point digital signal processor (DSP). The VisualDSP++
development environment gives you the ability to perform advanced application code development and debug such as:
• Create, compile, assemble, and link application programs written in C++, C and ADSP-2116x assembly
• Load, run, step-in, step-out, step-over, halt, and set breakpoints in application programs
• Read and write data and program memory
• Read and write core and peripheral registers
• Plot memory
Access to the ADSP-21161N, from a PC, is achieved through a USB port or an optional JTAG emulator. The USB interface gives unrestricted access to the ADSP-21161N DSP and the evaluation board peripherals. Analog Devices JTAG emulators offer faster communication between the host PC and target hardware.
Analog Devices carries a wide range of in-circuit emulation products. To learn more about Analog Devices emulators and DSP development tools, go to http://www.analog.com/dsp/tools/.
Example programs are provided in the ADSP-21161N EZ-KIT Lite, which demonstrate the capabilities of the evaluation board.
Note: The VisualDSP++ license provided with this EZ-KIT Lite evaluation system limits the use of program memory to 5k words.
The board’s features include:
• Analog Devices ADSP-21161N DSP o 100MHz Core Clock Speed
o Core Clock Mode Jumper Configurable.
• USB Debugging Interface
• Analog Devices AD1836 96kHz Audio Codec
o Jumper Selectable Line-In or Mic-In 3.5mm Stereo Jack o Line-Out 3.5mm Stereo Jack
o 4 RCA Jacks for Audio Input o 8 RCA Jacks for Audio Output
• Analog Devices AD1852 192kHz Auxiliary DAC
• Crystal Semiconductor CS8414 96kHz SPDIF Receiver o Optical and Coaxial Connectors for SPDIF Input
• Flash Memory o 512K x 8
• Interface Connectors
o 14-Pin Emulator Connector for JTAG Interface o SPORT1 and SPORT3 Connectors
o Link Port 0 and Link Port 1
o External Port Connectors (not populated)
• General Purpose I/O o 4 Push Button Flags o 3 Push Button Interrupts o 6 LED Outputs
• Analog Devices ADP3338 & ADP3339 Voltage Regulators
• Breadboard area with typical SMT footprints
The EZ-KIT Lite board has a flash memory device that can be used to store user specific boot code. By configuring the jumpers for EPROM boot, the board can run as a stand-alone unit, without a PC. The ADSP-21161N EZ-KIT Lite package contains a flash programmer utility, which allows you to program the flash memory. The flash programmer is described in section 3.9.
SPORT0 and SPORT2 are connected to the audio codec, allowing you to create audio signal processing applications. SPORT1 and SPORT3 are connected to off- board connectors to connect to other serial devices.
Additionally, the EZ-KIT Lite board provides un-installed expansion connector footprints that allow you to connect to the processor’s External Port (EP) and Host Processor Interface (HPI).
1.1 For More Information About Analog Devices Products
Analog Devices can be accessed on the Internet at http://www.analog.com. You can directly access the DSP web pages at http://www.analog.com/dsp. This page provides access to DSP specific technical information and documentation, product overviews, and product announcements. For specific information about DSP tools, go to http://www.analog.com/dsp/tools.
ADSP-21161N EZ-KIT Lite Evaluation System Manual 1-2
4 3 2 1
D C
B A
2
3
4
Title
Drawn
Approvals Date
1
DEVICES
20 Cotton Road Nashua, NH 03063
PH:(603)-883-2430 FAX:(603)-882-2655
ANALOG
21161N EZ-KIT LITE
21161N EZ-KIT LITE - TITLE PAGE
A0157-2000 2.1
4 3 2 1
D C
B A
A B C D
2
3
4
B
Date Sheet
Size Board No. Rev
Title
Engineering Checked Drawn
Approvals Date
1
DEVICES
20 Cotton Road Nashua, NH 03063
PH:(603)-883-2430 FAX:(603)-882-2655
ANALOG
AGND
AGND
ACK ADDR0 ADDR1
ADDR10 ADDR11 ADDR12 ADDR13 ADDR14 ADDR15 ADDR16 ADDR17 ADDR18 ADDR19 ADDR2
ADDR20 ADDR21 ADDR22 ADDR23 ADDR3 ADDR4 ADDR5 ADDR6 ADDR7 ADDR8 ADDR9
AGND AVDD
BMSTR BRST
DATA16 DATA17 DATA18 DATA19 DATA20 DATA21 DATA22 DATA23 DATA24 DATA25 DATA26 DATA27 DATA28 DATA29 DATA30 DATA31 DATA32 DATA33 DATA34 DATA35 DATA36 DATA37 DATA38 DATA39 DATA40 DATA41 DATA42 DATA43 DATA44 DATA45 DATA46 DATA47 DQM
ID0 ID1 ID2
RPBA SDA10
SDCKE SDCLK0 SDCLK1
TCK TDI TDO
TIMEXP TMS CAS
EMU MS0
MS1 MS2 MS3
RAS
RD
RESET
SDWE TRST
WR
COM
R10 R11 R12 R13 R14 R15 R2
R3 R4 R5 R6 R7
R8 R9
R1
COM
R10 R11 R12 R13 R14 R15 R2
R3 R4 R5 R6 R7
R8 R9
R1
3V
3V
IDC1X1
CLKIN
CLKOUT CLK_CFG0 CLK_CFG1
EBOOT FLAG0
FLAG1
FLAG10 FLAG11 FLAG2 FLAG3 FLAG4 FLAG5 FLAG6 FLAG7 FLAG8 FLAG9 L0ACK L0CLK L0DAT0 L0DAT1 L0DAT2 L0DAT3 L0DAT4 L0DAT5 L0DAT6 L0DAT7
L1ACK L1CLK L1DAT0 L1DAT1 L1DAT2 L1DAT3 L1DAT4 L1DAT5 L1DAT6 L1DAT7
LBOOT MISO MOSI
REDY SCLK0
SCLK1
SCLK2
SCLK3 SD0A SD0B
SD1A SD1B
SD2A SD2B
SD3A SD3B SFS0
SFS1
SFS2
SFS3
SPICLK SPIDS
XTAL
BMS BR1 BR2 BR3 BR4 BR5 BR6 CLKDBL
CS
DMAG1
DMAG2 DMAR1
DMAR2
HBG HBR IRQ0 IRQ1 IRQ2
PA SBTS EMU
SPICLK SPIDS
SDCKE DQM
R12 P12
R09 N13 N12
A05 H01
G01
E01 D03 G02 G04 G03 F01 F04 F02 E03 F03 A10 B10 E12 B11 A11 D11 A09 D10 C10 B09
B13 A13 B14 C13 A14 C12 B12 D12 A12 C11
A06 D04 B04
P11 D05
B06
A07
D09 E04 C05
C06 D06
C07 B07
B08 A08 B05
D07
C08
C09
C04 A04
R13
A03 P08 N08 R07 P07 N07 M07 N11
M15
M14 N15
P15
R11 R10 H02 H04 J01
R06 P06 U1
PBGA225 ADSP-21161N-100
BMS LBOOT EBOOT PA SBTS BR6 BR5 BR4 BR3 BR2 BR1 CS REDY HBR HBG IRQ2 IRQ1 IRQ0 MOSI MISO SD3B SD3A SFS3 SCLK3 SD2A SD1B SD1A SFS1 SCLK1 SD0A SFS0 SCLK0
DMAR2 DMAG2 DMAR1 DMAG1 CLKDBL CLK_CFG1 CLK_CFG0 XTAL CLKIN L1CLK
L1ACK L0CLK L0ACK
BMSTR TIMEXP ID2 ID1 ID0 TRST TMS TDO TDI TCK
DSP_AVDD DSP_RESET BRST ACK WR RD SDA10 SDWE SDCLK0 RAS MS2 MS0
CAS MS3 MS1 A[0:18]
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18
P1
3V 3V
FLAG8 FLAG7 FLAG6 FLAG5 FLAG4 FLAG3 FLAG2 FLAG1 FLAG[0:9]
FLAG0
FLAG9
16 15 14 13 12 11 10 9 1
8 7 6 5 4 3 2
RNET16 10K RN2 2 3 4 5 6 7 8 1
9 10 11 12 13 14 15 16 RN1
10K RNET16
DMAG1
IRQ1 BR5
BR2 IRQ0
BR4 MS3 MS2 SPIDS BR6 MS1 IRQ2
DMAG2 SBTS HBG BRST
CS REDY HBR DMAR2 DMAR1
C2 805 0.01UF C1
805 0.1UF R2
10 1206 M13
L15 K13 L13 K14 K12 K15 J13 J14 J12 J15 H13 H12 H14 H15 G15 G14 G12 G13 F15 F12 F14 E13 F13
D13 E14 D15 C14 D14 C15 M05
N05 L04 R04 P04 N04 M04 R03 P03 P02 N03 R02 M02 P01 N01 N02 M01 L02 M03 L01 K03 L03 K02 K04
N06 M06 P05 R05
L12 M11 P13
N10 P10 P09 R14 M10
R08 M09
N09 M12
L14
E15
D02 B02 D01 C01 B01 C02
J04 J02 J03
B03 K01 A02 E02
N14 P14
U1
PBGA225 ADSP-21161N-100
DSP_AVDD
VDDINT
R1 805 33
7-24-2001_11:13
2 OF 24
21161N EZ-KIT LITE - DSP
MS0 WR
RD
D38
D[16:47]
D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29 D30 D31 D32 D33 D34 D35 D36 D37
D39 D40 D41 D42 D43 D44 D45 D46 D47
L1D6 L1D3 L1D2 L1D0 L1D1
L1D4 L1D5
L1D7 L1D[0:7]
L0D2 L0D0 L0D1
L0D3 L0D4 L0D5 L0D6 L0D7 L0D[0:7]
BR3
BR1